

Fig. 1a (PRIOR ART)




Fig. 1b (PRIOR ART)

FIGURE 2a





FIGURE 2b

FIGURE 3









FIGURE 5





Field	Fixed/Variable	Bytes
User Prepend	Variable	0, 2, 4, 6, 8, 10, 12
Cell Header	Fixed	4
UDF 1/2	Vanable (On/Off)	2, 0 in 16 bit mode 1, 0 in 8 bit mode
Payload	Fixed	48
User Append	Variable	0, 2, 4, 6, 8, 10, 12



Bit	7	6	5	4	3	2	1	0
Function	MPHY Port Address 0-31			<u>.</u>	Reser	ved		

FIGURE 10

Flow (Control 3	Flow Control 2	Flow Control 1	Flow Control 0
Res	Ports 30 - 24	Ports 23 - 16	Ports 15-8	Ports 7 - 0

FIGURE 11

TC0 Flow Control 3 Flow Control 2	TC1 Flow Control 1 Flow Control 0	TC2 Flow Control 3 Flow Control 2	TC3 Flow Control 1 Flow Control 0	TC4 Flow Control 3 Flow Control 2	TC5 Flow Control 1 Flow Control 0	TC6 Alarm/Sig. Link Labels
TC7 Flow Control 3 Flow Control 2	TC8 Flow Control 1 Flow Control 0	TC9 Flow Control 3 Flow Control 2	TC10 Flow Control 1 Flow Control 0	TC11 Flow Control 3 Flow Control 2	TC12 Flow Control 1 Flow Control 0	TC13 ECC1 ECC2
TC14 Flow Control 3 Flow Control 2	TC15 Flow Control 1 Flow Control 0	TC16 Flow Control 3 Flow Control 2	TC17 Flow Control 1 Flow Control 0	TC18 Flow Control 3 Flow Control 2	TC19 Flow Control 1 Flow Control 0	TC20 ECC3 ECC4
TC21 Flow Control 3 Flow Control 2	TC22 Flow Control 1 Flow Control 0	TC23 Flow Control 3 Flow Control 2	TC24 Flow Control 1 Flow Control 0	TC25 Flow Control 3 Flow Control 2	TC26 Flow Control 1 Flow Control 0	TC27 BIP16
TC28 Flow Control 3 Flow Control 2	TC29 Flow Control 1 Flow Control 0	TC30 Flow Control 3 Flow Control 2	TC31 Flow Control 1 Flow Control 0	TC32 Flow Control 3 Flow Control 2	TC33 Flow Control 1 Flow Control 0	TC34 Reserved
TC35 Flow Control 3 Flow Control 2	TC36 Flow Control 1 Flow Control 0	TC37 Flow Control 3 Flow Control 2	TC38 Flow Control 1 Flow Control 0	TC39 Flow Control 3 Flow Control 2	TC40 Flow Control 1 Flow Control 0	TC41 ECC5 ECC6
TC42 Flow Control 3 Flow Control 2	TC43 Flow Control 1 Flow Control 0	TC44 Flow Control 3 Flow Control 2	TC45 Flow Control 1 Flow Control 0	TC46 Flow Control 3 Flow Control 2	TC47 Flow Control 1 Flow Control 0	TC48 ECC7 ECC8
TC49 Flow Control 3 Flow Control 2	TC50 Flow Control 1 Flow Control 0	TC51 Flow Control 3 Flow Control 2	TC52 Flow Control 1 Flow Control 0	TC53 Flow Control 3 Flow Control 2	TC54 Flow Control 1 Flow Control 0	TC55 BIP16

Bit	7	6	5	4	3	2	1	0
Function	RLOSA	RLOSB	RBA	RDSLL	EVN	ESSA	ESSB	Res

Number of Transport Containers in Frame (8 rows x 7 columns)	56
Bytes per Frame for Remote Alarms and Signalling	1
Bytes per Frame for Link Label	1
Bytes per Frame for ECC	8
Bytes per Frame Reserved	2
Bytes per Frame for BIP16	4
Bytes per Frame for OAM	16
Bytes per Frame for Flow Control	96
Bytes per Frame for F Channel	112

FIGURE 14

Link BW - Mbps	800	800
Container size - Bytes	56	68
Remote alarm BW - Mbps	0.26	0.21
Link Label BW - Mbps	0.26	0.21
ECC BW - Mbps	2.04	1.68
Reserved BW - Mbps	0.51	0.42
BIP16 BW - Mbps	1.02	0.84
OAM BW - Mbps	4.08	3.36
Flow Control BW - Mbps	24.49	20.17
F Channel BW - Mbps	28.57	23.53

Link BW - Mbps	800	800
Container size - Bytes	56	68
Remote alarm BW%	0.03	0.03
Link Label BW%	0.03	0.03
ECC BW%	0.26	0.21
Reserved BW%	0.06	0.05
BIP16 BW%	0.13	0.10
OAM BW%	0.51	0.42
Flow Control BW%	3.06	2.52
F Channel BW%	3.57	2.94

Meaning	Sequence	Address	
UNLOCK Sequence	1st write	0x00	0x00
	2nd write	0x01	0xFF
LOCK Sequence	1st write	0x00	0xDE
	2nd write	0x01	0xAD

Performance Counteres	Associated Alarm:	<u>Controller</u>
RAHECC2 - RAHECC0 (Section 7.27)	RAXHEC - Rx Port A Excessive HEC Errors. (Section 7.31)	Rx Port A 24-bit errored HEC counter. Mission mode Up-Bridge receive direction HEC monitoring.
RABIPC2 - RABIPC0 (Section 7.29)	RAXBIP - Rx Port A Excessive BIP Errors. (Section 7.31)	Rx Port A 24-bit errored BIP counter. Mission mode link error monitoring.
RABEC2 - RABEC0 (Section 7.39)	None.	Rx Port A 24-bit Bit Error Counter. Non-mission mode Bit Error counter with PRBS data over LVDS link.
RBHECC2 - RBHECC0 (Section 7.46)	RBXHEC - Rx Port B Excessive HEC Errors. (Section 7.50)	Rx Port B 24-bit errored HEC counter. Mission mode Up-Bridge receive direction HEC monitoring.
RBBIPC2 - RBBIPC0 (Section 7.48)	RBXBIP - Rx Port B Excessive BIP Errors. (Section 7.50)	-Rx Port B 24-bit errored BIP counter. Mission mode link error monitoring.
RBBEC2 - RBBEC0 (Section 7.58)	None.	Rx Port b 24-bit Bit Error Counter. Non-mission mode Bit Error counter with PRBS data over LVDS link.
RAU2DLBC (Section 7.35)	U2DLBC - Up-2-Down Loop- back Cell Count Change. Loopback cell(s) received on LVDS interface. (Section 7.72)	Rx Port A 8-bit Loopback cell counter. Mission mode diagnostic aid.
RBU2DLBC (Section 7.54)	U2DLBC - Up-2-Down Loop- back Cell Count Change. Loopback cell(s) received on LVDS interface. (Section 7.72)	Rx Port B 8-bit Loopback cell counter. Mission mode diagnostic aid.
D2ULBCC (Section 7.71)	D2ULBC - Down-2-Up Loop- back Cell Count Change. Loopback cell(s) received on UTOPIA interface. (Section 7.72)	UTOPIA Interface 8-bit Loopback cell counter. Mission mode diagnostic aid.

FIGURE 18A

Alaims	Pescipion-
LLOSC (Section 7.10)	Change of Status on LLOSA or LLOSB.
LLOSA (Section 7.10)	Loss of Signal on LVDS receive Port A.
LLOSB (Section 7.10)	Loss of Signal on LVDS receive Port B.
ETXBR (Section 7.10)	ECC transmit buffer ready for new message.
RALLC (Section 7.23)	Receive Port A. Link Label Change of value.
RALLM (Section 7.23)	Receive Port A. Link Label Mismatch between expected and received value.
RALCS (Section 7.23)	Receive Port A. Change of Status on RALDSLL, RALTCLL or RALFLL.
RALDSLL (Section 7.23)	Receive Port A. Descrambler Loss of Lock.
RALTCLL (Section 7.23)	Receive Port A. Transport Container delineation Loss of Lock.
RALFLL (Section 7.23)	Receive Port A. Frame delineation Loss of Lock.
ERABF (Section 7.23)	Receive Port A. ECC Receive Buffer Full - contains valid new message.
RARCS (Section 7.33)	Receive Port A. Remote Change of Status on RARLOSA, RARLOSB, RARBA or RARDSLL
RARLOSA (Section 7.33)	Receive Port A. Remote Loss of Signal on LVDS receive Port A.
RARLOSB (Section 7.33)	Receive Port A. Remote Loss of Signal on LVDS receive Port B.
RARBA (Section 7.33)	Receive Port A. Remote Active receive port B or A.
RARDSLL (Section 7.33)	Receive Port A. Remote Descrambler Loss of Lock.
RBLLC (Section 7.42)	Receive Port B. Link Label Change of value.
RBLLM (Section 7.42)	Receive Port B. Link Label Mismatch between expected and received value.
RBLCS (Section 7.42)	Receive Port B. Change of Status on RBLDSLL, RBLTCLL or RBLFLL
RBLDSLL (Section 7.42)	Receive Port B. Descrambler Loss of Lock.
RBLTCLL (Section 7.42)	Receive Port B. Transport Container delineation Loss of Lock.
RBLF(L (Section 7.42)	Receive Port B. Frame delineation Loss of Lock.
ERBBF (Section 7.42)	Receive Port B. ECC Receive Buffer Full - contains valid new message.
RBRCS (Section 7.52)	Receive Port B. Remote Change of Status on RBRLOSA, RBRLOSB, RBRBA or RBRDSLL.

FIGURE 18B

RBRLOSA (Section 7.52)	Receive Port B. Remote Loss of Signal on LVDS receive Port A.
RBRLOSB (Section 7.52)	Receive Port B. Remote Loss of Signal on LVDS receive Port B.
RBRBA (Section 7.52)	Receive Port B. Remote Active receive port B or A.
RBRDSLL (Section 7.52)	Receive Port B. Remote Descrambler Loss of Lock.
PDULA (Section 7.72)	PDU Length greater than 64 bytes.
CTFRA (Section 7.72)	Cell Transfer error on UTOPIA interface.
UPRTY (Section 7.72)	Parity error detected on UTOPIA interface.
FIBOVA (Section 7.72)	FIB buffer overflow (down-bridge).
MTBSOVA (Section 7.72)	MTB Soft Overflow. One or more of the 31 MTB queues has exceeded its programmed threshold (up-bridge).
MTBHOVA (Section 7.72)	MTB Hard Overflow. The MTB queue has overflowed (up-bridge).

•

LineLB_LVDS	Physical loopback at the LVDS interface. Loop traffic entering the LVDS interface back out of the device.
LocalLB_LVDS	Physical loopback at the LVDS interface. Loop traffic exiting the LVDS interface back into the device.
Up2Down_ATM	ATM loopback. Route defined cell entering the device at the LVDS interface back out.
Down2Up_ATM	ATM loopback. Route defined cell entering the device at the UTOPIA interface back out.




FIGURE 21 A

Signal Name	Description	Width	Signal Type	Polarity	Notes
UTOPIA INTERFACI					
U_TxData [15:0]	Transmit data bus.	16	BiDir note 2		
U_TxParity	Transmit data bus parity bit.	1	BiDir note 2		
U_TxCLAV [7:1]	Transmit cell available - Extended.	7	Input ^{note 3}	Active High	Pull Down
U_TxCLAV [0]	Transmit cell available - Normal/Extended.	1	BiDir note 1	Active High	Pull Down
U_TxENB [7:1]	Enable Data transfers - Extended.	7	Output note 3	Active Low	
U_TxENB [0]	Enable Data transfers - Normal/Extended.	1	BiDir note 2	Active Low	
U_TxSOC	Transmit Start Of Cell.	1	BiDir note 2.	Active High	
U_TxAddr[4:0]	Address of MPHY device being selected.	5	BiDir note 2		
U_RxData [15:0]	Receive data bus.	16 '	BiDir note 1		
U_RxParity	Receive data bus parity bit.	1	BiDir note 1		
U_RxCLAV [7:1]	Receive cell available - Extended.	7	input ^{note 3}	Active High	Pull Down
U_RxCLAV [0]	Receive cell available - Normal/Extended.	1	BiDir note 1	Active High	Puil Down
U_RxENB [7:1]	Enable Data transfers - Extended.	7	Output note 3	Active Low	
U_RxENB [0]	Enable Data transfers - Normal/Extended.	1	BiDir note 2	Active Low	
U_RxSOC	Receive Start Of Cell.	1	BiDir note 1	Active High	
U_RxAddr[4:0]	Address of MPHY device being selected.	5	BiDir note 2		
U_UDBClk	Input transfer clock.	1	Input ^{note 4}		
U_UUBCIk	Output transfer clock.	1	Input ^{note 5}		
LYDSINTERFACE					
LVDS_ADout[+,-]	A Serial data differential outputs.	2	Output		
LVDS_BDout[+,-]	B Serial data differential outputs.	2	Output		
LVDS_ADenb	Serial transmit data A output enable.	1	Input	Active High	Pull Up
LVDS_BDenb	Serial transmit data B output enable.	1	Input	Active High	Pull Up
LVDS_TxPwdn	Transmit section Power Down.	1	Input	Active Low	Pull Up
LVDS_Synch	External control for transmission of SYNCH patterns on serial interface.	1	Input	Active High	Pull Down
LVDS_TxClk	Transmit clock.	1	Input		
LVDS_ADin[+,-]	Port A Serial data differential inputs.	2	Input		
LVDS_ALock_n	PortA Clock recovery lock status.	1	Output		
LVDS_ARxClk	PortA Recovered clock.	1	Output		
LVDS_ARefClk	PortA Reference clock for receive PLLs.	1	Input		
LVDS_APwdn	PortA Power Down.	1	Input	Active Low	Pull Up

FIGURE 21B

LVDS_BDin[+,-]	PortB Serial data differential inputs.	2	Input		
LVDS_BLock_n	PortB Clock recovery lock status.	1	Output		
LVDS_BRxClk	PortB Recovered clock.	1	Output		
LVDS_BRefClk	PortB Reference clock for receive PLLs.	1	Input		
LVDS_BPwdn	PortB Power Down.	1	Input	Active Low	Pull Up
Reserved	Reserved for divide by 2 of recovered clock.	1	Output		
Reserved	Reserved for 8kHz from recovered clock.	1	Output		
CPU & GENERAL CO	NTROL		And a second	77	
CPU_cs	Select signal used to validate the address bus for read and write data transfers.	1	Input	Active Low	
CPU_rd (CPU_ds)	Read or Data Strobe, depending on CPU_BusMode.	1	Input 🚎	Active Low	
CPU_rnw)	Write or Read/Write, depending on CPU_BusMode.	1	Input	Active Low (Write)	
CPU_int	Interrupt request line.	1	Output	Active Low	Open Drain
CP[1_Data[7:0]	Data bus.	8	BiDir		
CPU_Addr[7:0]	Address bus.	8	Input		
CP BusMode	Mode select for bus protocol.	1	Input		Pull Down
GP[0 [3:0]	General Purpose Input/Output.	4	BiDir		
Reset_n	Chip reset.	1	Input	Active Low	Pull Up
JTAG TEST INTERFA	CE -				
JTAG_CLK	Test clock.	1	Input		
JTAG_Reset	Test circuit reset.	1	Input	Active Low	Pull Up
JTAG_TMS	Test Mode Select.	1	Input		Pull Up
JTAG_TDI	Test Data In.	1	Input		
JTAG_TDO	Test Data Out.	1	Output		
Test_se	Scan enable.	1	Input	Active High	Pull Down
Test <u>r</u> bus:	Internal Data Bus access between UTOPIA and EVOS sections.	67	FIDIFICIES:		
Test_bus_dir	Test Data Bus: Direction:	15	inguirde 7/5%		
Test: bus: sel	Test Data bus out pur mux select.	(C = 2)	ilnouipoie/2		HILL BOWN
Functional I/O		135			
LVDS VDD/VSS	3.3v LVDS power	43			
LS VDD	3.3v Level Shifter power	2			
ESD		1			
CVDD/CVSS	2.5v Core Power	6			

FIGURE 22 A

Register [.] Name	Address	Software Lock	Reset Value	Section and Description		
SLK0	0x00	N	0x00	7.1 Software Lock 1		
SLK1	0x01	N	0x00	7.1 Software Lock 2		
VID	0x02	N	0x01	7.2 Version Identification		
GCS	0x03	Υ	0x05	7.3 General Control and Status		
LVC	0x04	Υ	0x3B	7.4 LVDS Control		
PDUCFG	0x05	Y	0x00	7.5 PDU Configuration		
IS 📮	0x06	N	0x00	7.6 Interrupt Source		
ISE jij	0x07	N	0x00	7.7 Interrupt Source Enables		
LKSE	0x08	Y	0x3B	7.8 Link Status and Control		
TXL	0 x09	N	0x00	7.9 Transmit Link Label		
ETXEXA	Ox0A	N	0x01	7.10 ECC Transmit Buffer and Receive LVDS Alarms		
ETXAXIE	0x0B	N	0x00	7.11 ECC Transmit Buffer and Receive LVDS Interrupt Enables		
ETXSD	0x0C	N	0x00	7.12 ECC Transmit Buffer Send		
ETX07	0x0D	N	0x00	7.13 ECC Transmit Buffer 7		
ETXD6	0x0E	N	0x00	7.13 ECC Transmit Buffer 6		
ETXD5	0x0F	N	0x00	7.13 ECC Transmit Buffer 5		
ETXD4	0x10	N	0x00	7.13 ECC Transmit Buffer 4		
ETXD3	0x11	N	0x00	7.13 ECC Transmit Buffer 3		
ETXD2	0x12	N	0x00	7.13 ECC Transmit Buffer 2		
ETXD1	0x13	N	0x00	7.13 ECC Transmit Buffer 1		
ETXD0	0x14	N	0x00	7.13 ECC Transmit Buffer 0		
GPIO	0x15	N	0xF0	7.14 General Purpose Input/Output		
TERRCTL	0x16	Y	0x00	7.15 Test Error Control		
ERRBIP1	0x17	Y	0x00	7.16 BIP Error Mask 1		
ERRBIPO	0x18	Y	0x00	7.16 BIP Error Mask 0		
ERRHEC	0x19	Υ	0x00	7.17 HEC Error Mask 0		
ALBC	0x1A	N	0x00	7.18 ATM and LVDS Loopback Control		
ALBMP	0x1B	N	0x00	7.19 ATM Loopback Cell MPhy		
ALBCF3	0x1C	N	0x00	7.20 ATM Loopback Cell Format 3		
ALBCF2	0x1D	N	0x00	7.20 ATM Loopback Cell Format 2		

FIGURE 22 B

Register Name	Address	Software Lock	Reset Value	Section and Description
ALBCF1	0x1E	N	0x00	7.20 ATM Loopback Cell Format 1
ALBCF0	0x1F	N	0x00	7.20 ATM Loopback Cell Format 0
RALL	0x20	N	0x00	7.21 Receive Port A Link Label
RAELL	0x21	N	0x00	7.22 Receive Port A Expected Link Label
RALA	0x22	N	0x00	7.23 Receive Port A Local Alarms
RALIE	0x23	N	0x00	7.24 Receive Port A Local Interrupt Enables
RACTL	0x24	Y	0x01	7.25 Receive Port A Control
Reserved	0x25			
ERAD7	0x26	N	0x00	7.26 ECC Receive Buffer A 7
ERAD6	0x27	N	0x00	7.26 ECC Receive Buffer A 6
ERAD5	0x28	N	0x00	7.26 ECC Receive Buffer A 5
ERAD4	0x29	N	0x00	7.26 ECC Receive Buffer A 4
ERAD3	0x2A	N	0x00	7.26 ECC Receive Buffer A 3
ERAD2	0x2B	N	0x00	7.26 ECC Receive Buffer A 2
ERAD1	0x2C	N	0x00	7.26 ECC Receive Buffer A 1
ERAD0	0x2D	N	0x00	7.26 ECC Receive Buffer A 0
RAHECC2	0x2E	N	0x00	7.27 Receive Port A HEC Count 2
RAHECC1	0x2F	N	0x00	7.27 Receive Port A HEC Count 1
RAHECC0	0x30	N	0x00	7.27 Receive Port A HEC Count 0
RAHECT2	0x31	N	0xFF	7.28 Receive Port A HEC Threshold 2
RAHECT1	0x32	N	0xFF	7.28 Receive Port A HEC Threshold 1
RAHECTO	0x33	N	0xFF	7.28 Receive Port A HEC Threshold 0
RABIPC2	0x34	N	0x00	7.29 Receive Port A BIP Count 2
RABIPC1	0x35	N	0x00	7.29 Receive Port A BIP Count 1
RABIPC0	0x36	N	0x00	7.29 Receive Port A BIP Count 0
RABIPT2	0x37	N	0xFF	7.30 Receive Port A BIP Threshold 2
RABIPT1	0x38	N	0xFF	7.30 Receive Port A BIP Threshold 1
RABIPT0	0x39	N	0xFF	7.30 Receive Port A BIP Threshold 0
RAPA	0x3A	N	0x00	7.31 Receive Port A Performance Alarms
RAPIE	0x3B	N	0x00	7.32 Receive Port A Performance Interrupt Enables
RARA	0x3C	N	0x0D	7.33 Receive Port A Remote Alarms
RARIE	0x3D	N	0x00	7.34 Receive Port A Remote Interrupt Enables
RAU2DLBC	0x3E	N	0x00	7.35 Receive Port A ATM Up2Down Loopback Cell Count

FIGURE 22 C

Register Name	Address	Software Lock	Reset Value	Section and Description
Unused	0x3F			
RACDT	0x40	Υ	0x78	7.36 Receive Port A Cell Delineation Thresholds
RAFDT	0x41	Υ	0x78	7.37 Receive Port A Frame Delineation Thresholds
RADSLKT	0x42	Υ	0x88	7.38 Receive Port A Descrambler Lock Thresholds
RABEC2	0x43	N	0x00	7.39 Receive Port A Bit Error Count 2
RABEC1	0x44	N	0x00	7.39 Receive Port A Bit Error Count 1
RABEC0	0x45	N	0x00	7.39 Receive Port A Bit Error Count 0
Unused	0x46			
Reserved	0x47			
Reserved	0x48			
Unused	0x49 to 0x56			
Reserved	0x57			
Reserved	0x58			
Reserved	0x59			
Reserved	0x5A			
Unused	0x5B			
Reserved	0x5C		-	
Reserved	0x5D			
Reserved	0x5E			
Reserved	0x5F			
RBLL	0x60	. N	0x00	7.40 Receive Port B Link Label
RBELL	0x61	N	0x00	7.41 Receive Port B Expected Link Label
RBLA	0x62	N	0x00	7.42 Receive Port B Local Alarms
RBLIE	0x63	N	0x00	7.43 Receive Port B Local Interrupt Enables
RBCTL	0x64	Υ	0x01	7.44 Receive Port B Control
Reserved	0x65			
ERBD7	0x66	N	0x00	7.45 ECC Receive Buffer B 7
ERBD6	0x67	N	0x00	7.45 ECC Receive Buffer 8 6
ERBD5	0x68	N	0x00	7.45 ECC Receive Buffer B 5
ERBD4	0x69	N	0x00	7.45 ECC Receive Buffer B 4
ERBD3	0x6A	N	0x00	7.45 ECC Receive Buffer B 3
ERBD2	0x6B	N	0x00	7.45 ECC Receive Buffer B 2

FIGURE 22 O

Register Name	Address	Software Lock	Reset Value	Section and Description
ERBD1	0x6C	N	0x00	7.45 ECC Receive Buffer B 1
ERBD0	0x6D	N	0x00	7.45 ECC Receive Buffer B 0
RBHECC2	0x6E	N	0x00	7.46 Receive Port B HEC Count 2
RBHECC1	0x6F	N	0x00	7.46 Receive Port B HEC Count 1
RBHECC0	0x70	N	0x00	7.46 Receive Port B HEC Count 0
RBHECT2	0x71	N	0xFF	7.47 Receive Port B HEC Threshold 2
RBHECT1	0x72	N	0xFF	7.47 Receive Port B HEC Threshold 1
RBHECT0	0x73	N	0xFF	7.47 Receive Port B HEC Threshold 0
RBBIPC2	0x74	N	0x00	7.48 Receive Port B BIP Count 2
RBBIPC1	0x75	N	0x00	7.48 Receive Port B'BIP Count 1
RBBIPC0	0x76	N	0x00	7.48 Receive Port B BIP Count 0
RBBIPT2	0x77	N	0xFF	7.49 Receive Port B BIP Threshold 2
RBBIPT1	0x78	N	0xFF	7.49 Receive Port B BIP Threshold 1 .
RBBIPT0	0x79	N	OxFF	7.49 Receive Port B BIP Threshold 0
RBPA	0x7A	N	0x00	7.50 Receive Port B Performance Alarms
RBPIE	0x7B	N	0x00	7.51 Receive Port 8 Performance Interrupt Enables
RBRA	0x7C	N	0x0D	7.52 Receive Port B Remote Alarms
RBRIE	0x7D	N	0x00	7.53 Receive Port B Remote Interrupt Enables
RBU2DLBC	0x7E	N	0x00	7.54 Receive Port B ATM Up2Down Loopback Cell Count
Unused	0x7F			
RBCDT	0x80	Y	0x78	7.55 Receive Port B Cell Delineation Thresholds
RBFDT	0x81	Y	0x78	7.56 Receive Port B Frame Delineation Thresholds
RBDSLKT	0x82	Y	0x88	7.57 Receive Port B Descrambler Lock Thresholds
RBBEC2	0x83	N	0x00	7.58 Receive Port B Bit Error Count 2
RBBEC1	0x84	N	0x00	7.58 Receive Port B Bit Error Count 1
RBBEC0	0x85	N	0x00	7.58 Receive Port 8 Bit Error Count 0
Unused	0x86			
Reserved	0x87			
Reserved	0x88		·	
Unused	0x89 to 0x96			
Reserved	0x97			
Reserved	0x98			

FIGURE 22 ϵ

Register Name	Address	Software Lock	Reset Value	Section and Description
Reserved	0x99			
Reserved	0x9A			
Unused	0x9B			
Reserved	0x9C			
Reserved	0x9D			
Reserved	0x9E			
Reserved	0x9F			
UCFG	0xA0	Y	0x00	7.59 UTOPIA Configuration
UCPL3	0xA1	Υ	0x7F	7.60 UTOPIA Connected Port List 3
UCPL2	0xA2	Y	0xFF	7.60 UTOPIA Connected Port List 2
UCPL1	0xA3	Y	0xFF	7.60 UTOPIA Connected Port List 1
UCPL0	0xA4	Y	0xFF	7.60 UTOPIA Connected Port List 0
Reserved	0xA5			
UCSPL	0xA6	Υ	0x01	7.61 UTOPIA Connected Sub-Port List
USPAL	0xA7	Υ	0x00	7.62 UTOPIA Sub-Port Address Location
USPAM	8Ax0	Y	0x07	7.63 UTOPIA Sub-Port Address Mask
MTBQT30	0xA9	Y	0x04	7.64 MTB Queue Threshold 30
MTBQT29	0xAA	Υ	0x04	7.64 MTB Queue Threshold 29
MTBQT28	0xAB	Y	0x04	7.64 MTB Queue Threshold 28
MTBQT27	0xAC	Y	0x04	7.64 MTB Queue Threshold 27
MTBQT26	0xAD	Y	0x04	7.64 MTB Queue Threshold 26
MTBQT25	0xAE	Υ	0x04	7.64 MTB Queue Threshold 25
MTBQT24	0xAF	Υ	0x04	7.64 MTB Queue Threshold 24
мтвот23	0xB0	Y	0x04	7.64 MTB Queue Threshold 23
MTBQT22	0xB1	Y	0x04	7.64 MTB Queue Threshold 22
MTBQT21	0xB2	Y	0x04	7.64 MTB Queue Threshold 21
MTBQT20	0xB3	Υ	0x04	7.64 MTB Queue Threshold 20
MTBQT19	0xB4	Y	0x04	7.64 MTB Queue Threshold 19
MTBQT18	0xB5	Y	0x04	7.64 MTB Queue Threshold 18
MTBQT17	0xB6	Y	0x04	7.64 MTB Queue Threshold 17
MTBQT16	0xB7	Υ	0x04	7.64 MTB Queue Threshold 16
MTBQT15	0xB8	Y	0x04	7.64 MTB Queue Threshold 15
MTBQT14	0xB9	Y	0x04	7.64 MTB Queue Threshold 14

that the trail had been been been been the trail where the last the trail to the

FIGURE 22F

Register Name	Address	Software Lock	Reset Value	Section and Description			
MTBQT13	0xBA	Y	0x04	7.64 MTB Queue Threshold 13			
MTBQT12	0xBB	Υ	0x04	7.64 MTB Queue Threshold 12			
MTBQT11	0xBC	Υ	0x04	7.64 MTB Queue Threshold 11			
MTBQT10	0xBD	Υ	0 x04	7.64 MTB Queue Threshold 10			
мтвот9	0xBE	Υ	0x04	7.64 MTB Queue Threshold 9			
мтвот8	0xBF	Υ	0x04	7.64 MTB Queue Threshold 8			
MTBQT7	0xC0	Y	0x04	7.64 MTB Queue Threshold 7			
MTBQT6	0xC1	Υ	0x04	7.64 MTB Queue Threshold 6			
MTBQT5	0xC2	Υ	0x04	7.64 MTB Queue Threshold 5			
МТВОТ4	0xC3	Υ	0x04	7.64 MTB Queue Threshold 4			
мтвотз	0xC4	Y	0x04	7.64 MTB Queue Threshold 3			
мтвот2	0xC5	Y	0 x04	7.64 MTB Queue Threshold 2			
MTBQT1	0xC6	Υ	0x04	7.64 MTB Queue Threshold 1			
мтвото	0xC7	Υ	0x04	7.64 MTB Queue Threshold 0			
MTBQFL3	0xC8	N	0x00	7.65 MTB Queue Full 3			
MTBQFL2	0xC9	N	0x00	7.65 MTB Queue Full 2			
MTBQFL1	0xCA	N	0x00	7.65 MTB Queue Full 1			
MTBQFL0	0xCB	N	0x00	7.65 MTB Queue Fuil 0			
MTBQE3	0xCC	N	0x7F	7.66 MTB Queue Empty 3			
MTBQE2	0xCD	N	0xFF	7.66 MTB Queue Empty 2			
MTBQE1	0xCE	N	0xFF	7.66 MTB Queue Empty 1			
MTBQE0	0xCF	N	0xFF	7.66 MTB Queue Empty 0			
MTBQF3	0xD0	Y	0x00	7.67 MTB Queue Flush 3			
MTBQF2	0xD1	Y	0x00	7.67 MTB Queue Flush 2			
MTBQF1	0xD2	Y	0x00	7.67 MTB Queue Flush 1			
MTBQF0	0xD3	Y	0x00	7.67 MTB Queue Flush 0			
MTBCF3	0xD4	Υ	0x00	7.68 MTB Cell Flush 3			
MTBCF2	0xD5	Υ	0x00	7.68 MTB Cell Flush 2			
MTBCF1	0xD6	Y	0x00	7.68 MTB Cell Flush 1			
MTBCF0	0xD7	Y	0x00	7.68 MTB Cell Flush 0			
QFL	0xD8	Y	0x00	7.69 Queue Flush			
MTBQOV3	0xD9	N	0x00	7.70 MTB Queue Overflow 3			
MTBQOV2	0xDA	N	0x00	7.70 MTB Queue Overflow 2			

FIGURE 22 G

Register Name	Address	Software Lock	Reset Value	Section and Description
MTBQOV1	0xDB	N	0x00	7.70 MTB Queue Overflow 1
MTBQOV0	0xDC	N	0x00	7.70 MTB Queue Overflow 0
Unused	0xDD to 0xDF			
D2ULBCC	0xE0	N	0x00	7.71 ATM Down2Up Loopback Cell Count
UAA	0xE1	N	0x00	7.72 UTOPIA and ATM Alarms
UAIE	0xE2	N	0x00	7.73 UTOPIA and ATM Interrupt Enables
Unused	OxE3 to 0xF6			·
ALFET3	0xF7	N	0xFF	7,74 ATM Loopback Cell Filter 3.
ALFET2	0xF8	N	0xFF	7.74 ATM Loopback Cell Filter 2
ALFLT1	0xF9	N	0xFF	7.74 ATM Loopback Cell Filter 1
ALELTO	0xFA	N	0xFF	7.74 ATM Loopback Cell Filter 0
Unused	0xFB			
Reserved	0xFC			
Reserved	0xFD			-
Reserved	0xFE			
Reserved	0xFF			

	7	6	5	4	3	2	1	0
Si_K0 0x00	0	0	0	0	0	0	0	0
SIEKA M. OXOTE	0	0	0	0	0 .	0	0	0

7	6	5	4	3	2	1	0
VID[7]	VID[6]	VID[5]	VID[4]	VID[3]	VID[2]	VID[1]	VID[0]

FIGURE 25

7	6	5	4	3	2	1	0
Reserved	Reserved	GIE	LT	RESET	CTI	TIS	SLOCK

7	6	5	4	3	2	1	0
Reserved	Reserved	TXPWDN	TXBDEN	TXADEN	TXSYNC	RAPWDN	RBPWDN

7	6	5	4	3	2	` 1	0
Reserved	UP[2]	UP[1]	UP[0]	UDF	UA[2]	UA[1]	UA[0]

FIGURE 28

7	6	5	4	3	2	1	0					
UAA	ETXRXA	RBLA	RBPA	RBRA	RALA	RAPA	RARA					
2000 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1												
State in the state			T7T (YETENES /	30							
	FIGURE 29											
ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION ACTION AND ACTION												
7	6	5	4	3	2	1	0					
FUAAIE /	ETXRXAIE	RBLAIE	RBPAIE	RBRAIE	RALAIE	RAPAIE	RARAIE					

7	6	5	4	3	2	1	0
RDSLKOV	SCDIS	CEN	ECÇA	ECCB	ABSC	LBA _、	FTXSCR

7	6	5	4	3	2	1	0
TXLL[7]	TXLL[6]	ȚXLL[5]	TXLL[4]	TXLL[3]	TXLL[2]	TXLL[1]	TXLL[0]

FIGURE 32

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	LLOSC	LLOSA	LLOSB	ETXBR
Transfer of the state of the st							
Automotive Committee Commi							
<u> </u>			FIGI	TRE 33			
2 1977 2 1977 2 1977 2 1977			rice				
Company of the compan							
		· · · · · · · · · · · · · · · · · · ·		I			
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	LLOSCIE	LLOSAIE	LLOSBIE	ETXBRIE

7	6	5	4	3	2	1	0
Reserved	ETXSD						

	7	6	5	4	3	2	1	0
ETXD7 3	ETXD7[7]	ETXD7[6]	ETXD7[5]	ETXD7[4]	ETXD7[3]	ETXD7[2]	ETXD7[1]	ETXD7[0]
ETXD6 2	ETXD6[7]	ETXD6[6]	ETXD6[5]	ETXD6[4]	ETXD6[3]	ETXD6[2]	ETXD6[1]	ETXD6[0]
ETXD5	ETXD5[7]	ETXD5[6]	ETXD5[5]	ETXD5[4]	ETXD5[3]	ETXD5[2]	ETXD5[1]	ETXD5[0]
EIXD4 0x10	ETXD4[7]	ETXD4[6]	ETXD4[5]	ETXD4[4]	ETXD4[3]	ETXD4[2]	ETXD4[1]	ETXD4[0]
Ç ETXD3.	ETXD3[7]	ETXD3[6]	ETXD3[5]	ETXD3[4]	ETXD3[3]	ETXD3[2]	ETXD3[1]	ETXD3[0]
ETXD2	ETXD2[7]	ETXD2[6]	ETXD2[5]	ETXD2[4]	ETXD2[3]	ETXD2[2]	ETXD2[1]	ETXD2[0]
EIXD1 0x13	ETXD1[7]	ETXD1[6]	ETXD1[5]	ETXD1[4]	ETXD1[3]	ETXD1[2]	ETXD1[1]	ETXD1[0]
ETXD0	ETXD0[7]	ETXD0[6]	ETXD0[5]	ETXD0[4]	ETXD0[3]	ETXD0[2]	ETXD0[1]	ETXD0[0]

FIGURE 36

7	6	5	4	3	2	1	0
DDR[3]	DDR[2]	DDR[1]	DDR[0]	10[3]	10[2]	IO[1]	10[0]

7	6	5	4	3	2	1	0
EBRST[3]	EBRST[2]	EBRST[1]	EBRST[0]	ERFHEC	ERCHEC	ERBIP	TXPRBS

	7	6	5	4	3	2	1	0
EEEBIP1	EBIP1[7]	EBIP1[6]	EBIP1[5]	EBIP1[4]	EBIP1[3]	EBIP1[2]	EBIP1[1]	EBIP1[0]
ERRBIPO F0x18	EBIP0[7]	EBIP0[6]	EBIP0[5]	EBIP0[4]	EBIP0[3]	EBIPO[2]	EBIP0[1]	EBIPO[0]

FIGURE 39

	7	6	5	4	3	2	1	0								
Part of the control o	EHEC[7]	EHEC[7] EHEC[6] EHEC[5] EHEC[4] EHEC[3] EHEC[2] EHEC[1] EHEC[0]														
COMPANIES OF THE PERSON OF THE																
The state of the s																
		DICTIDE 40														
The state of the s		FIGURE 40														
11111 (11111) 111111 (11111)																
Short them																
*	7	6	5	4	3	2	1									
_		0	3	4		4		0								
	Reserved	LNEN	LNSEL	LCLA	LCLB	TXLVLB	D2ULB	U2DLB								

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	LBMP[4]	LBMP[3]	LBMP[2]	LBMP[1]	LBMP[0]

	7	6	5	4	3	2	1	0
/\forestate	ALBCF3[7]	ALBCF3[6]	ALBCF3[5]	ALBCF3[4]	ALBCF3[3]	ALBCF3[2]	ALBCF3[1]	ALBCF3[0]
/4866522 074181	ALBCF2[7]	ALBCF2[6]	ALBCF2[5]	ALBCF2[4]	ALBCF2[3]	ALBCF2[2]	ALBCF2[1]	ALBCF2[0]
/485(6) F.1 0 (4) EE	ALBCF1[7]	ALBCF1[6]	ALBCF1[5]	ALBCF1[4]	ALBCF1[3]	ALBCF1[2]	ALBCF1[1]	ALBCF1[0]
() MEGATOR () CALES	ALBCF0[7]	ALBCF0[6]	ALBCF0[5]	ALBCF0[4]	ALBCF0[3]	ALBCF0[2]	ALBCF0[1]	ALBCF0[0]

And the state of t	FIGURE 43
######################################	
Imposite or a second of the se	

7	6	5	4	3	2	1	0
RALL[7]	RALL[6]	RALL[5]	RALL[4]	RALL[3]	RALL[2]	RALL[1]	RALL[0]

FIGURE 44

7	6	5	4	3	2	1	0
RAELL[7]	RAELL[6]	RAELL[5]	RAELL[4]	RAELL[3]	RAELL[2]	RAELL[1]	RAELL[0]

7	6	5	4	3	2	1	0
Reserved	RALLC	RALLM	RALCS	RALDSLL	RALTCLL	RALFLL	ERABF

7	6	5	4	3	2	1	0
Reserved	RALLCIE	RALLMIE	RALCSIE	RALDSLLIE	RALTCLLIE	RALFLLIE,	ERABFIE

FIGURE 47

7	6	5	4	3	2	1	0	
Reserved	Reserved	Reserved	Reserved	RAESS	RABEC	RADFLK	RACDIS	

ſ	7	6	5	4	3	2	1	0
EEAD7:	ERAD7[7]	ERAD7[6]	ERAD7[5]	ERAD7[4]	ERAD7[3]	ERAD7[2]	ERAD7[1]	ERAD7[0]
EEAD6::-	ERAD6[7]	ERAD6[6]	ERAD6[5]	ERAD6[4]	ERAD6[3]	ERAD6[2]	ERAD6[1]	ERAD6[0]
EFADS 028	ERAD5[7]	ERAD5[6]	ERAD5[5]	ERAD5[4]	ERAD5[3]	ERAD5[2]	ERAD5[1]	ERAD5[0]
FFADZ: 0329	ERAD4[7]	ERAD4[6]	ERAD4[5]	ERAD4[4]	ERAD4[3]	ERAD4[2]	ERAD4[1]	ERAD4[0]
1357/10KG-4. (1),2ZA	ERAD3[7]	ERAD3[6]	ERAD3[5]	ERAD3[4]	ERAD3[3]	ERAD3[2]	ERAD3[1]	ERAD3[0]
127/1922 1972	ERAD2[7]	ERAD2[6]	ERAD2[5]	ERAD2[4]	ERAD2[3]	ERAD2[2]	ERAD2[1]	ERAD2[0]
্রার / প্রকর্ম জুম্মারুক	ERAD1[7]	ERAD1[6]	ERAD1[5]	ERAD1[4]	ERAD1[3]	ERAD1[2]	ERAD1[1]	ERAD1[0]
##7000 .0320	ERAD0[7]	ERAD0[6]	ERAD0[5]	ERAD0[4]	ERAD0[3]	ERAD0[2]	ERAD0[1]	ERAD0[0]

	7	6	5	4	3	2	1	0
FAHEREZ 0X2	FIAHECC2[7]	RAHECC2[6]	RAHECC2[5]	RAHECC2[4]	RAHECC2[3]	RAHECC2[2]	RAHECC2[1]	RAHECC2[0]
FATERATE.		RAHECC1[6]	RAHECC1[5]	RAHECC1[4]	RAHECC1[3]	RAHECC1[2]	RAHECC1[1]	RAHECC1[0]
RANESCO:	RAHECC0[7]	RAHECCO[6]	RAHECCO[5]	RAHECCO[4]	RAHECC0[3]	RAHECCO[2]	RAHECCO[1]	RAHECCO[0]

	7	6	5	4	3	2	1	0
RAHECT2 0x31	RAHECT2[7]	RAHECT2[6]	RAHECT2[5]	RAHECT2[4]	RAHECT2(3)	RAHECT2[2]	RAHECT2[1]	RAHECT2[0]
PAHECTI:	RAHECT1[7]	RAHECT1[6]	RAHECT1[5]	RAHECT1[4]	RAHECT1[3]	RAHECT1[2]	RAHECT1[1]	RAHECT1[0]
FIAHECTO:	RAHECTO[7]	RAHECTO[6]	RAHECTO[5]	RAHECT0[4]	RAHECTO[3]	RAHECTO[2]	RAHECTO[1]	RAHECTO[0]

	7	6	5	4	3	2	1	0
RABIPC2 0x34	,	RABIPC2[6]	RABIPC2[5]	RABIPC2[4]	RABIPC2[3]	RABIPC2[2]	RABIPC2[1]	RABIPC2[0]
RABIECT 0x35	RABIPC1[7]	RABIPC1(6)	RABIPC1[5]	RABIPC1[4]	RABIPC1[3]	RABIPC1[2]	RABIPC1[1]	RABIPC1[0]
RABIPCO - 0x36	RABIPC0[7]	RABIPCO[6]	RABIPCO[5]	RABIPCO[4]	RABIPCO[3]	RABIPCO[2]	RABIPC0[1]	RABIPCO[0]

	7	6	5	4	3	2	1	0
F/80PT2	RABIPT2[7]	RABIPT2(6)	RABIPT2[5]	RABIPT2[4]	RABIPT2[3]	RABIPT2[2]	RABIPT2[1]	RABIPT2[0]
15.A31.23 s.c./ (9)/681.44	RABIPT1[7]	RABIPT1[6]	RABIPT1[5]	RABIPT1[4]	RABIPT1[3]	RABIPT1[2]	RABIPT1[1]	RABIPT1[0]
1 ((A)((3)()) 0)((3)()	RABIPTO[7]	RABIPTO[6]	RABIPTO[5]	RABIPTO[4]	RABIPTO[3]	RABIPTO[2]	RABIPTO[1]	RABIPTO[0]

FIGURE 53

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RAXHEC	RAXBIP

FIGURE 54

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RAXHECIE	RAXBIPIE

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	RARCS	RARLOSA	RARLOSB	RARBA	RARDSLL

7	6	5	4	3	2	1	0	
Doonwood	Pacaruad	Reserved	RARCSIE	RARLOSAIE	RARLOSBIE	RARBAIE	RARDSLLIE	
Reserved	Reserved	1 Liegelinea	' ' ' ' ' - ' - ' - '		<u> </u>			

FIGURE 57

7	6	5	4	3	2	1	0
RAU2DLBC[7]	RAU2DLBC[6]	RAU2DLBC[5]	RAU2DLBC[4]	RAU2DLBC[3]	RAU2DLBC[2]	RAU2DLBC[1]	RAU2DLBC[0]

		U	URE 5	FIG			
0	1	2	3	4	5	6	7
DELTA[0]	DELTA[1]	DELTA[2]	DELTA[3]	ALPHA[0]	ALPHA[1]	ALPHA[2]	ALPHA[3]
	OCCIA(1)		en america af est	vertivol	veriufil	ver infel	raa intoj
	1 OELTA[1]						7 ALPHA[3]

FIGURE 59

	7	6	5	4	3	2	1	0
作	MU[3]	MU[2]	MU[1]	MU(0)	SIGMA[3]	SIGMA[2]	SIGMA[1]	SIGMA[0]

7	6	5	4	3	2	1	0
PSI[3]	PSI[2]	PSI[1]	PSI[0]	RHO[3]	RHO[2]	RHO[1]	RHO(0)

	7	6	5	4	3	2	1	0
FX 5 E 62 1 - 0 X 4 3 s	RABEC2[7]	RABEC2[6]	RABEC2[5]	RABEC2[4]	RABEC2[3]	RABEC2[2]	RABEC2[1]	RABEC2[0]
FASERI VOXZZ	RABEC1[7]	RABEC1[6]	RABEC1[5]	RABEC1[4]	RABEC1[3]	RABEC1[2]	RABEC1[1]	RABEC1[0]
FABECO:: NE()X45	RABEC0[7]	RABEC0[6]	RABEC0[5]	RABECO[4]	RABEC0[3]	RABEC0[2]	RABEC0[1]	RABECO[0]

FIGURE 62

7	6	5	4	3	2		1	0
I RBLL[7]	RBLL[6]	RBLL[5]	RBLL[4]	RBLL[3]	RBLL	[2] F	BLL[1]	RBLL[0]
THE STATE OF THE S			FI	GUR	F. 63			
			#, #,	GOIG	U U J			
Appendix of a second se								
ph Mrg can so quis tore or an an contract or an an contract or an an contract or an an an an an an an an an an an an an a								
						-i		
7	6	5		4	3	2		1
RBELL	[7] RBELL	[6] RBEL	L[5] RBE	ELL[4] RI	BELL[3]	RBEL	L[2]	RBELL[1]

FIGURE 64

7	6	5	4	3	2	1	0
Reserved	RBLLC	RBLLM	RBLCS	RBLDSLL	RBLTCLL	RBLFLL	ERBBF

7	6	5	4	3	2	1	0
Reserved	RBLLCIE	RBLLMIE	RBLCSIE	RBLDSLLIE	ABLTCLLIE	RBLFLLIE	ERBBFIE

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	RBESS	RBBEC	RBDFLK	RBCDIS

FIGURE 67

	7	6	5	4	3	2	1	0
./=RBD7€. (0x66	ERBD7[7]	ERBD7[6]	ERBD7[5]	ERBD7[4]	ERBD7[3]	ERBD7[2]	ERBD7[1]	ERBD7[0]
EBBDG.	ERBD6[7]	ERBD6[6]	ERBD6[5]	ERBD6[4]	ERBD6[3]	ERBD6[2]	ERBD6[1]	ERBD6[0]
DX68	ERBD5[7]	ERBD5[6]	ERBD5[5]	ERBD5[4]	ERBD5[3]	ERBD5[2]	ERBD5[1]	ERBD5[0]
□REIDY;;;; 3;(0x69);;;	ERBD4[7]	ERBD4[6]	ERBD4[5]	ERBD4[4]	ERBD4[3]	ERBD4[2]	ERBD4[1]	ERBD4[0]
HEBDSIN	ERBD3[7]	ERBD3[6]	ERBD3[5]	ERBD3[4]	ERBD3[3]	ERBD3[2]	ERBD3[1]	ERBD3[0]
11 E D 24 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	ERBD2[7]	ERBD2[6]	ERBD2[5]	ERBD2[4]	ERBD2[3]	ERBD2[2]	ERBD2[1]	ERBD2[0]
ERBDI- 0x6C	ERBD1[7]	ERBD1[6]	ERBD1[5]	ERBD1[4]	ERBD1[3]	ERBD1[2]	ERBD1[1]	ERBD1[0]
ERBDO:	ERBD0[7]	ERBD0[6]	ERBD0[5]	ERBD0[4]	ERBD0[3]	ERBD0[2]	ERBD0[1]	ERBD0[0]

	7	6	5	4	3	2	1	0
110,000 P		RBHECC2[6]	RBHECC2[5]	RBHECC2[4]	RBHECC2[3]	RBHECC2[2]	RBHECC2[1]	RBHECC2[0]
CONSESSED	RBHECC1[7]	RBHECC1[6]	RBHECC1[5]	RBHECC1[4]	RBHECC1[3]	RBHECC1(2)	RBHECC1[1]	RBHECC1[0]
REHECOUT	RBHECCO[7]	ABHECCO[6]	RBHECC0[5]	RBHECC0[4]	RBHECCO[3]	RBHECC0[2]	RBHECCO[1]	RBHECCO[0]

	7	6	5	4	3	2	1	0
(RBHEGT2 - 0)/71	RBHECT2[7]	RBHECT2[6]	RBHECT2[5]	RBHECT2[4]	явнест2[3]	RBHECT2[2]	RBHECT2[1]	RBHECT2[0]
RBHEGG DX/Z	RBHECT1[7]	RBHECT1[6]	RBHECT1[5]	RBHECT1[4]	RBHECT1[3]	RBHECT1[2]	RBHECT1[1]	RBHECT1[0]
SBEEGOE VXXX	RBHECT0[7]	RBHECTO[6]	RBHECT0[5]	RBHECTO[4]	RBHECT0[3]	RBHECTO[2]	RBHECTO[1]	RBHECTO[0]

FIGURE 70

or barrante das, or to or to or souther or to souther or to souther or to souther or								
UT 10. L. T.	7	6	5	4	3	2	1	0
TO DESCRIPTION OF THE PROPERTY	RBBIPC2[7]	RBBIPC2[6]	RBBIPC2[5]	RBBIPC2[4]	RBBIPC2[3]	RBBIPC2[2]	RBBIPC2[1]	RBBIPC2[0]
RBBIRGI 0X7/5	RBBIPC1[7]	RBBIPC1(6)	RBBIPC1(5)	RBBIPC1[4]	RBBIPC1(3)	RBBIPC1(2)	RBBIPC1[1]	RBBIPC1[0]
49881200 4 02270	RBBIPC0[7]	RBBIPC0[6]	RBBIPC0[5]	RBBIPC0(4)	RBBIPC0[3]	RBBIPC0[2]	R88IPC0[1]	RBBIPC0[0]

FIGURE 71

	7	6	5	4	3	2	1	0
ABBIPT2 0X77	RBBIPT2[7]	RBBIPT2[6]	RBBIPT2[5]	RBBIPT2[4]	RBBIPT2[3]	RBBIPT2[2]	RBBIPT2[1]	RBBIPT2[0]
PBBIPT 5	RBBIPT1[7]	RBBIPT1[6]	ABBIPT1[5]	RBBIPT1(4)	R8BIPT1[3]	ABBIPT1(2)	RBBIPT1(1)	RBBIPT1[0]
STRBBIPTO ST. 0X79	RBBIPT0[7]	RBBIPTO[6]	RBBIPTO[5]	RBBIPT0[4]	RBBIPT0[3]	RBBIPT0[2]	RB8IPT0[1]	RBBIPTO[0]

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RBXHEC	RBXBIP

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RBXHECIE	RBXBIPIE

FIGURE 74

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	RBRCS	RBRLOSA	RBRLOSB	RBRBA	RBRDSLL

3	
F	

FIGURE 75

7	6 5		4	3	2	1	0	
Reserved	Reserved	Reserved	RBRCSIE	RBŖLOSAIE	RBRLOSBIE	RBRBAIE	RBRDSLLIE	

FIGURE 76

7	6	5	4	3	2	1	0
ABU2DLBC[7]	RBU2DLBC[6]	RBU2DLBC[5]	RBU2DLBC[4]	RBU2DLBC[3]	RBU2DLBC[2]	RBU2DLBC(1)	RBU2DLBC[0]

7	6	5	4	3	2	1	0
ALPHA[3]	ALPHA[2]	ALPHA[1]	ALPHA[0]	DELTA(3)	DELTA[2]	DELTA[1]	DELTA[0]

7	6	5	4	3	2	1	0
MU[3]	MU[2]	MU[1]	MU[0]	SIGMA[3]	SIGMA[2]	SIGMA[1]	SIGMA[0]

FIGURE 79

7	6	5	4	3	2	1	0
PSI[3]	PS1[2]	PSI[1]	PSI[0]	RHO[3]	RHO[2]	RHO[1]	FHO[0]

FIGURE 80

122 								_
	7	6	5	4	3	2		0
FIREESZ E OX835	RBBEC2[7]	RBBEC2[6]	ABBEC2[5]	RBBEC2[4]	RBBEC2(3)	RBBEC2[2]	RBBEC2[1]	RBBEC2[0]
OREEEGA- LUXSAL	RBBEC1[7]	RBBEC1[6]	RBBEC1[5]	R88EC1(4)	RBBEC1[3]	RBBEC1[2]	RBBEC1[1]	RBBEC1[0]
GREBEER	RBBEC0[7]	RBBEC0[6]	RBBEC0[5]	RBBEC0[4]	RBBEC0[3]	RBBEC0[2]	RBBECO(1)	RBBECO[0]

7.	<u>~6</u>	5	4	3	2	1_	0_
(Reserved	Reserved	CLVM[1]	CLVM[0]	BWIDTH	Reserved	, UBDEN	/ UMODE
4			<u> </u>		\ /	, / \	

	7	6	5	4	3	2	1	0
A UCPLS OXA1	Reserved	UCPL3[6]	UCPL3[5]	UCPL3[4]	UCPL3[3]	UCPL3[2]	UCPL3[1]	UCPL3[0]
OZAZE OZAZE	UCPL2[7]	UCPL2[6]	UCPL2[5]	UCPL2[4]	UCPL2[3]	UCPL2[2]	UCPL2[1]	UCPL2[0]
48 (6)型質能 18 (6)型質能	UCPL1[7]	UCPL1[6]	UCPL1[5]	UCPL1[4]	UCPL1[3]	UCPL1[2]	UCPL1[1]	UCPL1[0]
UCPEOL OXA4	UCPL0[7]	UCPL0[6]	UCPL0[5]	UCPL0[4]	UCPL0[3]	UCPL0[2]	UCPLO[1]	UCPL0[0]

FIGURE 83

7	6	5	4	3	2	1	0
UCSPL[7]	UCSPL[6]	UCSPL[5]	UCSPL[4]	UCSPL[3]	UCSPL[2]	UCSPL[1]	UCSPL[0]

FIGURE 84

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	USPAL[4]	USPAL[3]	USPAL[2]	USPAL[1]	USPAL[0]

7	6	5	4	3	2	1	0
USPAM[7]	USPAM[6]	USPAM[5]	USPAM[4]	USPAM[3]	USPAM[2]	USPAM[1]	USPAM[0]

	7	6	5	4	3	2	1	0
MIEGIKOE	MTBQT30[7]	MTBQT30[6]	MTBQT30[5]	MTBQT30[4]	мтвотзо(з)	MTBQT30[2]	MTBQT30[1]	MTBQT30[0]
MIREOTZ9:	MTBQT29[7]	MTBQT29[6]	MTBQT29[5]	MTBQT29[4]	MTBQT29[3]	MTBQT29[2]	MTBQT29[1]	MTBQT29[0]
VARE(638/2	MTBQT2[7]	MTBQT2[6]	MTBQT2[5]	MTBQT2[4]	MTBQT2[3]	MTBQT2[2]	MTBQT2[1]	MTBQT2[0]
OKESTA, Versoner	MTBQT1[7]	MTBQT1[6]	MTBQT1[5]	MTBQT1[4]	MTBQT1(3)	MTBQT1[2]]	MTBQT1[1]	MTBQT1[0]
(0)(Ø(617			MTPOTO(5)	MTBQT0[4]	MTBQT037]	MTBQT0[2]	MTBQT0[1]	MTBQT0[0]
OXOY*:	MTBQT0[7]	WLBG10[6]	мтвото(5)	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				

FIGURE 87

	7	6	5	4	3	2	1	0
MTBOEL31	MTBQFL3[7]	MTBQFL3[6]	MTBQFL3[5]	MTBQFL3[4]	MTBQFL3[3]	MTBQFL3[2]	MTBQFL3[1]	MTBQFL3[0]
MTBQFL2 0xG9	MTBQFL2[7]	MTBQFL2[6]	MTBQFL2[5]	MTBQFL2[4]	MTBQFL2[3]	MTBQFL2(2)	MTBQFL2[1]	MTBQFL2[0]
MTBOFÉL #0xCA	MTBQFL1[7]	MTBQFL1[6]	MTBQFL1[5]	MTBQFL1[4]	MTBQFL1[3]	MTBQFL1[2]	MTBQFL1(1)	MTBQFL1[0]
MTBOFLO*	MTBQFL0[7]	MTBQFL0[6]	MTBQFL0[5]	MTBQFL0[4]	MTBQFL0[3]	MTBQFL0[2]	MTBQFL0[1]	MTBQFL0[0]

	7	6	5	4	3	2	1	0
NTIBOES.	Reserved	MTBQE3[6]	MTBQE3[5]	MTBQE3[4]	мтвоез[3]	MTBQE3(2)	MTBQE3[1]	MTBQE3[0]
MEBOEZE OXODE	MTBQE2[7]	MTBQE2[6]	MTBQE2[5]	MTBQE2[4]	MTBQE2[3]	MTBQE2[2]	MTBQE2[1]	MTBQE2[0]
MTBQE!	MTBQE1[7]	MTBQE1[6]	MTBQE1[5]	MTBQE1[4]	MTBQE1[3]	MTBQE1[2]	MTBQE1[1]	MTBQE1[0]
MTBQE0	MTBQE0[7]	MTBQE0[6]	MTBQE0[5]	MTBQE0[4]	MTBQE0[3]	MTBQE0[2]	MTBQE0[1]	MTBQE0[0]

	7	6	5	4	3	2	1	0
	Reserved	MTBQF3[6]	MTBQF3[5]	MTBQF3[4]	MTBQF3[3]	MTBQF3[2]	MTBQF3[1]	MTBQF3[0]
lymeopzz ozaka	MTBQF2[7]	MTBQF2[6]	MTBQF2[5]	MTBQF2[4]	MTBQF2[3]	MTBQF2[2]	MTBQF2[1]	MTBQF2[0]
-IXPHE©I≡E OXBPE	MTBQF1[7]	MTBQF1[6]	MTBQF1[5]	MTBQF1[4]	MTBQF1[3]	MTBQF1[2]	MTBQF1[1]	MTBQF1[0]
Mario Hor-	MTBQF0[7]	MTBQF0[6]	MTBQF0[5]	MTBQF0[4]	MTBQF0[3]	MTBQF0[2]	MTBQF0[1]	MTBQF0[0]

FIGURE 90

Chambo M prompted of company of company of company or	7	6	5	4	3	2	1	0
Wan-Grace (avasti	Reserved	MTBCF3[6]	MTBCF3[5]	MTBCF3[4]	MTBCF3[3]	MTBCF3[2]	MTBCF3[1]	MTBCF3[0]
(67481 - 2712	MTBCF2[7]	MTBCF2[6]	MTBCF2[5]	MTBCF2[4]	MTBCF2[3]	MTBCF2[2]	MTBCF2[1]	MTBCF2[0]
ः lV∎r=(ed=ik- लाप्बाहित	MTBCF1[7]	MTBCF1[6]	MTBCF1[5]	MTBCF1[4]	MTBCF1[3]	MTBCF1[2]	MTBCF1[1]	MTBCF1[0]
ANNERGEDE OMDV		MTBCF0[6]	MTBCF0[5]	MTBCF0[4]	MTBCF0[3]	MTBCF0[2]	MTBCF0[1]	MTBCF0[0]

The state of the s

FIGURE 91

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	FIBFL	MTBFL

	7	6	5	4	3	2	1	0
(0.7.0) (0.7.0) (0.7.0)	Reserved	MTBQOV3[6]	MTBQOV3[5]	MTBQOV3[4]	MTBQOV3[3]	MTBQOV3[2]	MTBQOV3[1]	MTBQOV3[0]
1/ <u>(1816</u> 10)//23	MTBQOV2[7]	MTBQOV2[6]	MTBQOV2[5]	MTBQOV2[4]	MTBQOV2[3]	MTBQOV2[2]	MTBQOV2[1]	MTBQOV2[0]
(i) (i) E	[WIRGOVI[/]	MTBQOV1[6]	MTBQOV1[5]	MTBQOV1[4]	MTBQOV1[3]	MTBQOV1[2]	MTBQOV1[1]	MTBQOV1[0]
MITEGOVA OXDIC:	MTBQOV0[7]	MTBQOV0[6]	MTBQOV0[5]	MTBQOV0[4]	MTBQOV0[3]	MTBQOV0[2]	MTBQOV0[1]	[0]0VOQBTM

7	6	5	4	3	2	1	0
D2ULBCC	[7] D2ULBCC[6]	D2ULBCC[5]	D2ULBCC[4]	D2ULBCC[3]	D2ULBCC[2]	D2ULBCC[1]	D2ULBCC[0]


FIGURE 94


7	6	5	4	3	2	1	0
PDULA	CTFRA	D2ULBC	U2DLBC	UPRTY	FIBOVA	MTBSOVA	MTBHOVA

FIGURE 95


7	6	5	4	3	2	1	0
= PDULIE	CTFRIE	D2ULBCIE	U2DLBCIE	UPRTYIE	FIBOVAIE	MTBSOVAIE	MTBHOVAIE


	7	6	5	4	3	2	1	0
- /\#⊒ ≅e0 - 10.X=7	ALFLT3[7]	ALFLT3[6]	ALFLT3[5]	ALFLT3[4]	ALFLT3[3]	ALFLT3[2]	ALFLT3[1]	ALFLT3[0]
ALELT2 DXE8	ALFLT2[7]	ALFLT2[6]	ALFLT2(5)	ALFLT2[4]	ALFLT2[3]	ALFLT2[2]	ALFLT2[1]	ALFLT2[0]
CALEDII COXE9	ALFLT1[7]	ALFLT1[6]	ALFLT1[5]	ALFLT1[4]	ALFLT1[3]	ALFLT1[2]	ALFLT1[1]	ALFLT1[0]
ALEETO OXEA		ALFLTO[6]	ALFLTO[5]	ALFLT0[4]	ALFLTO[3]	ALFLTO[2]	ALFLTO[1]	ALFLTO[0]







<u>.</u>








Number of Queues in use	Recommended Threshold	Number of Queues in use	Recommended Threshold
31	4	· 15	15
30	4	14	16
29	5	13	18
28	5	12	20
27	5	11	23
26	6	10	26
25	6	9	29
24	7	8	34
23	7	7	39
22	8	6	47
21	9	5	58
20	10	4	74
19	10	3	100
18	11	2	100
17	12	1	154
16	14		



















The state of the s